## Notice of References Cited

Application/Control No.

O9/870,336

Examiner

Lin Ye

Applicant(s)/Patent Under
Reexamination
CURTIS ET AL.

Art Unit
Page 1 of 1

**U.S. PATENT DOCUMENTS** 

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,982,428	11-1999	Charneski et al.	348/312
	В	US-6,285,399	09-2001	Tao, Douglas K.	348/312
	O	US-6,580,456	06-2003	Jacobs, William S.	348/312
	D	US-5,144,444	09-1992	MacLean, Steven D.	348/312
	Е	US-6,680,751	01-2004	Kubo et al.	348/312
*	F	US-5,847,588	12-1998	McDermott, Bruce C.	327/144
	G	US-			
	Н	US-			
	ı	US-		,	
	J	US-		Production of the Association of	
	K	US-			minimum of the min or a product of papers of the papers of
	L	US-			
	_M_	US-	25 T 1 TO		

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	EP 793381 A2	09-1997	European Patent	PETILLI, EUGENE M	H04N 05/217
	0					
	Ρ					
	α					
	R					
	S					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
*	U	Sidiropoulos et al. "A Semidigital Dual Delay-Locked Loop". IEEE Journal of Solid-State Circuits, Vol. 32, No. 11, November 1997.				
	٧					
	W					
	Х					

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

**Notice of References Cited** 

Part of Paper No. 09032004